

# FSC-BT671

Bluetooth 5 & 19dBm maximum power output

Wireless MCU Module Datasheet

Version 1.3



### Copyright © 2013-2019 Feasycom Technology. All Rights Reserved.

Feasycom Technology reserves the right to make corrections, modifications, and other changes to its products, documentation and services at anytime. Customers should obtain the newest relevant information before placing orders. To minimize customer product risks, customers should provide adequate design and operating safeguards. Without written permission from Feasycom Technology, reproduction, transfer, distribution or storage of part or all of the contents in this document in any form is prohibited.

### **Revision History**

Version	Data	Notes	
1.0	2018/12/03	Initial Version	Devin Wan
1.1	2019/01/19	Correct errors on the description	Devin Wan
1.2	2019/04/20	Add low power see section 4.8.3 and apply circuit diagram updates	Fish
1.3	2019/04/28	Add chip model	Fish
		'Ca	
		C <sub>2</sub>	
		25	
		TSL COM PECHNOLOGY CO. LEG.	
Contact	Us		

### **Contact Us**

Shenzhen Feasycom Technology Co.,LTD

Email: sales@feasycom.com

Address: Room 2004-2005,20th Floor, Huichao Technology Building, Jinhai Road,

Xixiang, Baoan District, Shenzhen, 518100, China.

Tel: 86-755-27924639, 86-755-23062695



### **Contents**

1. INTRODUCTION	5
2. GENERAL SPECIFICATION	6
3. HARDWARE SPECIFICATION	7
3.1 BLOCK DIAGRAM AND PIN DIAGRAM	
4. PHYSICAL INTERFACE	10
4.1 POWER SUPPLY	10
4.2 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)	10
4.3 RESET	
4.4 GENERAL PURPOSE ANALOG IO	
4.5 GENERAL PURPOSE DIGITAL IO	
4.6 RF Interface	
4.7 SERIAL INTERFACES	11
4.7.1 UART	11
4.7.2 I <sup>2</sup> C Interface	12
4.8 COUNTERS/TIMERS AND PWM	12
4.8.1 Timer/Counter (TIMER)	
4.8.2 Wide Timer/Counter (WTIMER)	
4.8.3 Ultra Low Power Wake-up Timer (CRYOTIMER)	
5. ELECTRICAL CHARACTERISTICS	13
5.1 ABSOLUTE MAXIMUM RATINGS	13
5.2 RECOMMENDED OPERATING CONDITIONS	14
5.3 GENERAL-PURPOSE I/O (GPIO)	14
5.4 Analog Characteristics	14
5.6 USART SPI	
5.0 USANT SPI	10
5.7 VOLTAGE MONITOR (VMON)	10
5.9 Wake Up Times	
5.10 POWER CONSUMPTIONS	
5.11 Thermal Characteristics	
6. MSL & ESD	20
7. RECOMMENDED TEMPERATURE REFLOW PROFILE	20
8. MECHANICAL DETAILS	22
8.1 Mechanical Details	
9. HARDWARE INTEGRATION SUGGESTIONS	
9.1 Soldering Recommendations	
9.2 LAYOUT GUIDELINES(INTERNAL ANTENNA)	23



9.3 LAYOUT GUIDELINES(EXTERNAL ANTENNA)	23
9.3.1 Antenna Connection and Grounding Plane Design	
10. PRODUCT PACKAGING INFORMATION	25
10.1 Default Packing	25
10.2 PACKING BOX(OPTIONAL)	26
11. APPLICATION SCHEMATIC	27





#### 1. INTRODUCTION

#### **Overview**

FSC-BT671 use a Bluetooth low-power chip includes a 40 MHz ARM Cortex-M4 microcontroller which delivers a maximum power output of 19 dBm. The chip's maximum receive sensitivity is -93 (1 Mbps 2 GFSK) dBm, supporting a complete DSP instruction set and floating point unit for faster calculations. Low-power Gecko technology, support fast wake-up time and energy-saving modes. The BT671 software and SDK support for Bluetooth Low Energy (LE), Bluetooth 5 and Bluetooth mesh networks. The module also support for proprietary wireless protocol development.

FSC-BT671 combines an energy-friendly MCU with a highly integrated radio transceiver. The module is suited for any battery operated application other systems performance requiring high and consumption.

#### **Features**

- 2.4-GHz RF Transceiver Compatible With Bluetooth low energy (BLE) 4.2 and 5 standard
- Integrate MCU to execute Bluetooth protocol stack.
- Postage stamp sized form,
- Low power
- Class 1 support(up to +19 dBm)
- The default UART Baud rate is 115.2Kbps and can support from 1200bps up to 230.4Kbps.
- UART, I2C, SPI, 12-bit ADC(200ks/S)data connection interfaces.
- Support the OTA upgrade.
- Bluetooth stack profiles support: LE HID, and all BLE protocols.
- PWM
- An external 32.768 kHz crystal oscillator provides accurate timing reference for low energy modes

### **Application**

- IoT Sensors and End Devices
- Health & Medical Devices
- **Home Automation**
- **Accessories Devices**
- **Human Interface Devices**
- **Metering Devices**
- Commercial and Retail Lighting and Sensing

### Module picture as below showing



Figure 1: FSC-BT671 Picture



# 2. General Specification

**Table 1:** General Specifications

Features	Implementation				
Chip model	SILICON LABS EFR32BG13				
Bluetooth Version	Bluetooth low energy (BLE) 4.2 and 5 standard				
BT5 specification	Support: 2M PHY, LE Long Range, Advertising Extensions				
Frequency	2.4 - 2.4835 GHz				
Transmit Power	+19 dBm (Maximum)				
Receive Sensitivity	-93 dBm (Typical)				
Modulation	GFSK				
	TX, RX, CTS, RTS				
	General Purpose I/O				
UART Interface	Default 115200,N,8,1				
C/	Baudrate support from 1200 to 230400bps				
70.	5, 6, 7, 8 data bit character				
`?>,	16(maximum – configurable) lines				
GDIO C	O/P drive strength (4 mA)				
drio 7	Pull-up resistor (40 KΩ) control				
^0,	Read pin-level				
I2C Interface	1 (configurable from GPIO total). Up to 400 kbps				
C	Analog input voltage range: 0V ~ 3.3V				
ADC Interface	Supports single 12-bit SAR ADC conversion				
ADC IIILEITACE	8 channels (configured from GPIO total)				
	Up to 200MSPS conversion				
	4 General-Purpose Timer Modules				
PWM	Four General-Purpose Timer Modules				
	(Eight 16-Bit or Four 32-Bit Timers, PWM Each)				
Class Bluetooth	No Support				
	GATT Client & Peripheral - Any Custom Services				
Bluetooth Low Energy	BT5 Specifications				
	MFI Support				
Classic Bluetooth	No Support				
Bluetooth Low Energy	1Clients				
	Over the Air				
	Xds				
Supply	1.8V ~ 3.8V				
	Max Peak Current(TX Power @ +19dBm TX): ~50mA				
	Standby Doze (Wait event): ~5mA				
	Deep Sleep: ~2uA(RTC Running and RAM/CPU Retention)				
Dimensions	Deep Sleep: ~2uA(RTC Running and RAM/CPU Retention)  10mm X 11.9mm X 1.3mm; Pad Pitch 1.1mm				
Dimensions Operating					
	Chip model Bluetooth Version BT5 specification Frequency Transmit Power Receive Sensitivity Modulation  UART Interface  GPIO  I2C Interface  ADC Interface  PWM  Class Bluetooth Bluetooth Low Energy  Classic Bluetooth Bluetooth Low Energy				



Miscellaneous	Lead Free	Lead-free and RoHS compliant		
Miscellaneous	Warranty	One Year		
Humidity		10% ~ 90% non-condensing		
MSL grade:		MSL 3		
FCD availab	Human Body Model	All pins: ±2500V		
ESD grade:	Charged device model	RF pins/ Non-RF pins: ±750V		

### 3. HARDWARE SPECIFICATION

# 3.1 Block Diagram and PIN Diagram




Figure 2: Block Diagram






Figure 3: FSC-BT671 PIN Diagram (Top View)

### 3.2 PIN Definition Descriptions

Table 2: Pin definition

Pin	Pin Name	Туре	Pin Descriptions	Notes
1	UART_RTS	0	UART Request to Send (assert deassert)	Note 1,
			60/	10
2	UART_CTS	I	UART Clear to Send (assert deassert)	Note 1,
			• /	10
3	UART_TX	0	UART Data output	Note 1,
			Y.	10
4	UART_RX	I	UART Data input	Note 1,
				10
5	PIO0/I2C_SDA/32KHZ_	1/0	Programmable input/output line	Note
	N		Alternative Function: Low Frequency Crystal (typically 32.768 kHz)	2,3
			negative pin. Also used as an optional external clock input pin.	
6	PIO1/I2C_SCL/32KHZ_P	1/0	Programmable input/output line	Note
			Alternative Function: Low Frequency Crystal (typically 32.768 kHz)	2,3
			positive pin.	
7,18	PIO2/AIO0_N/TRAN	I/O	Programmable input/output line	Note
			Alternative Function 1: Analog to digital converter ADCO external	4,6
			reference input negative pin.	
	•			



			Alternative Function 2: Host MCU change UART transmission	
			mode.	
8	RESET	1	Reset input, active low. To apply an external reset source to this	
			pin, it is required to only drive this pin low during reset, and let	
			the internal pull-up ensure that reset is released.	
9	VDD	Vdd	Power supply voltage 3.3V	
10	GND	Vss	Power Ground	
11	SWCLK	I/O	Debugging through the clk line(Default)	Note 1
			Alternative Function: Programmable input/output line	
12	SWDIO	I/O	Debugging through the data line(Default)	Note 1
			Alternative Function: Programmable input/output line	
13	PIO3/SPI_CSB	1/0	Programmable input/output line	
			Alternative Function: Chip select for SPI, active low	
14	PIO4/SPI_MOSI	1/0	Programmable input/output line	
			Alternative Function: SPI data input	
15	PIO5/SPI_MISO	1/0	Programmable input/output line	
	(0)		Alternative Function: SPI data out	
16	PIO6/SPI_CLK	I/O	Programmable input/output line	
			Alternative Function: SPI clock	
17	PIO7/AIO0_P/DISC	I/O	Programmable input/output line	Note
		6	Alternative Function 1: Analog to digital converter ADCO external	5,6
			reference input positive pin.	
			Alternative Function 2: Host MCU disconnect bluetooth.	
7,18	PIO2/AIO0_N/TRAN	I/O	Programmable input/output line	Note
			Alternative Function 1: Analog to digital converter ADCO external	4,6
			reference input negative pin.	
			Alternative Function 2: Host MCU change UART transmission	
			mode.	
19	PIO9/LED	I/O	Programmable input/output line	Note 7
			Alternative Function: LED	
20	PIO10/STATUS	I/O	Programmable input/output line	Note 8
			Alternative Function: BT Status	
21	GND	Vss	Power Ground	
22	EXT_ANT	0	RF signal output .	Note 9

#### **Module Pin Notes:**

Note 1	For customized module, this pin can be work as I/O Interface.					
Note 2	Can be connected to a 32.768KHz crystal, when the MCU sleeps, the Crystal can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode.					
Note 3	I2C Serial Clock and Data.					
	It is essential to remember that pull-up resistors on both SCL and SDA lines are not provided in the modu					
	and MUST be provided external to the module.					
Note 4	When bluetooth connection established, UART transmission mode will be determined by PIO2's level:  High: Command Mode; Low: Throughput Mode					



Note 5	When bluetooth connection established, a rising edge of PIO7 will cause disconnection with remote
	device.
Note 6	The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.
Note 7	LED(Default) Power On: Light Slow Shinning; Connected: Steady Lighting.
Note 8	BT Status(Default) Disconnected: Low Level; Connected: High Level.
Note 9	This PIN can connect to an external antenna to improve the Bluetooth signal coverage.
Note 10	GPIO with 5V tolerance are indicated by (5V).

#### 4. PHYSICAL INTERFACE

### 4.1 Power Supply

The transient response of the regulator is important. If the power rails of the module are supplied from an external voltage source, the transient response of any regulator used should be 20µs or less. It is essential that the power rail recovers quickly.

\*\*\* Please supply the module with a current supply greater than 200mA.

# 4.2 Universal Synchronous/Asynchronous Receiver/Transmitter (USART)

The Universal Synchronous/Asynchronous Receiver/Transmitter is a flexible serial I/O module. It supports full duplex asynchronous UART communication with hardware flow control as well as RS-485, SPI, MicroWire and 3-wire. It can also interface with devices supporting:

- ISO7816 SmartCards
- IrDA
- 12S

#### 4.3 Reset

A wide range of reset sources are available, including several power supply monitors, pin reset, software controlled reset, core lockup reset, and watchdog reset.

There is a pull-up resistor inside the module, no need to pull up on the outside.

### 4.4 General Purpose Analog IO

The ADC is a Successive Approximation Register (SAR) architecture, with a resolution of up to 12 bits at up to 1 Msps. The output sample resolution is configurable and additional resolution is possible using integrated hardware for averaging over multiple samples.

The ADC includes integrated voltage references and an integrated temperature sensor. Inputs are selectable from a wide range of sources, including pins configurable as either single-ended or differential.



### 4.5 General Purpose Digital IO

This module has up to 16 General Purpose Input/Output pins. Each GPIO pin can be individually configured as either an output or input. More advanced configurations including open-drain, open-source, and glitch-filtering can be configured for each individual GPIO pin. The GPIO pins can be overridden by peripheral connections, like SPI communication. Each peripheral connection can be routed to several GPIO pins on the device. The input value of a GPIO pin can be routed through the Peripheral Reflex System to other peripherals. The GPIO subsystem supports asynchronous external pin interrupts.

#### 4.6 RF Interface

The Bluetooth module without antenna, you need an external antenna to achieve the best wireless performance, expanded wireless coverage.

- The user can connect a 50 ohm antenna directly to the RF port.
- 2400–2483.5 MHz Bluetooth 5;
- TX output power of +19dBm (Maximum).
- Receiver to achieve maximum sensitivity -93dBm @ 1 Mbps 2 GFSK.

#### 4.7 Serial Interfaces

#### 4.7.1 **UART**

FSC-BT671 provides one channels of Universal Asynchronous Receiver/Transmitters(UART)(Full-duplex asynchronous communications). The UART Controller performs a serial-to-parallel conversion on data received from the peripheral and a parallel-to-serial conversion on data transmitted from the CPU. Each UART Controller channel supports ten types of interrupts.

This is a standard UART interface for communicating with other serial devices. The UART interface provides a simple mechanism for communicating with other serial devices using the RS232 protocol.

When the module is connected to another digital device, UART\_RX and UART\_TX transfer data between the two devices. The remaining two signals, UART\_CTS and UART\_RTS, can be used to implement RS232 hardware flow control where both are active low indicators.

This module output is at 3.3V CMOS logic levels (tracks VCC). Level conversion must be added to interface with an RS-232 level compliant interface.

Some serial implementations link CTS and RTS to remove the need for handshaking. We do not recommend linking CTS and RTS except for testing and prototyping. If these pins are linked and the host sends data when the FSC-BT671 deasserts its RTS signal, there is significant risk that internal receive buffers will overflow, which could lead to an internal processor crash. This drops the connection and may require a power cycle to reset the module. We recommend that you adhere to the correct CTS/RTS handshaking protocol for proper operation.



**Table 3: Possible UART Settings** 

Parameter	Possible Values		
	Minimum	1200 baud (≤2%Error)	
Baudrate	Standard	115200bps(≤1%Error)	
	Maximum	230400bps(≤1%Error)	
Flow control		RTS/CTS, or None	
Parity		None, Odd or Even	
Number of stop bits		1 /1.5/2	
Bits per channel		5/6/7/8	

When connecting the module to a host, please make sure to follow.




Figure 4: UART Connection

#### 4.7.2 I<sup>2</sup>C Interface

Up to two I<sup>2</sup>C bus interfaces can support both master and slave mode with a frequency up to 1000KHZ.

The I2C module provides an interface between the MCU and a serial I2C bus. It is capable of acting as both a master and a slave and supports multi-master buses. Standard-mode, fast-mode and fast-mode plus speeds are supported, allowing transmission rates from 10 kbit/s up to 1 Mbit/s. Slave arbitration and timeouts are also available, allowing implementation of an SMBus-compliant system. The interface provided to software by the I2C module allows precise timing control of the transmission process and highly automated transfers.

Automatic recognition of slave addresses is provided in active and low energy modes.

### 4.8 Counters/Timers and PWM

#### 4.8.1 Timer/Counter (TIMER)

TIMER peripherals keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each TIMER is a 16-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the TIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion



available in timer unit TIMER\_0 only.

### 4.8.2 Wide Timer/Counter (WTIMER)

WTIMER peripherals function just as TIMER peripherals, but are 32 bits wide. They keep track of timing, count events, generate PWM outputs and trigger timed actions in other peripherals through the PRS system. The core of each WTIMER is a 32-bit counter with up to 4 compare/capture channels. Each channel is configurable in one of three modes. In capture mode, the counter state is stored in a buffer at a selected input event. In compare mode, the channel output reflects the comparison of the counter to a programmed threshold value. In PWM mode, the WTIMER supports generation of pulse-width modulation (PWM) outputs of arbitrary waveforms defined by the sequence of values written to the compare registers, with optional dead-time insertion available in timer unit WTIMER 0 only.

#### 4.8.3 Ultra Low Power Wake-up Timer (CRYOTIMER)

The CRYOTIMER is a 32-bit counter that is capable of running in all energy modes. It can be clocked by either the 32.768 kHz crystal oscillator (LFXO), the 32.768 kHz RC oscillator (LFRCO), or the 1 kHz RC oscillator (ULFRCO). It can provide periodic Wakeup events and PRS signals which can be used to wake up peripherals from any energy mode. The CRYOTIMER provides a wide range of interrupt periods, facilitating flexible ultra-low energy operation.

### 5. ELECTRICAL CHARACTERISTICS

### 5.1 Absolute Maximum Ratings

Absolute maximum ratings for supply voltage and voltages on digital and analogue pins of the module are listed below. Exceeding these values causes permanent damage.

The average PIO pin output current is defined as the average current value flowing through any one of the corresponding pins for a 100mS period. The total average PIO pin output current is defined as the average current value flowing through all of the corresponding pins for a 100mS period. The maximum output current is defined as the value of the peak current flowing through any one of the corresponding pins.

Table 4: Absolute Maximum Rating

Parameter		Min	Max	Unit
Storage temperature range		-50	150	°C
Voltage on any supply pin		-0.3	3.8	V
Voltage ramp rate on any supp	oly pin		1	<b>V</b> / μς
DC voltage on any GPIO pin	5V tolerant GPIO pins	-0.3	Min of 5.25 and	V
			IOVDD+2	
	Standard GPIO pins	-0.3	IOVDD+0.3	V
Voltage on HFXO pins		-0.3	1.4	V
Total current into VDD power	lines - Source		200	mA
Total current into VSS ground	lines - Sink		200	mA



### **5.2** Recommended Operating Conditions

Table 5: Recommended Operating Conditions

Parameter	Min	Туре	Max	Unit	
Operating ambient temperature range	-40	25	+85	°C	
VREGVDD operating supply voltage	1.8 <sup>1</sup>	3.3	3.8	V	
VREGVDD current DCDC in bypass, T $\leq$ 85 $^{\circ}$ C			200	mA	
1, DCDC not in use. DVDD externally shorted to VREGVDD					

# 5.3 General-Purpose I/O (GPIO)

Table 6: General-Purpose I/O (GPIO)

Parameter	Min	Type	Max	Unit
V <sub>IL</sub> - Input low voltage		,,	IOVDD*0.3	V
V <sub>IH</sub> - Input high voltage	IOVDD*0.7			V
V <sub>OH</sub> - Output high voltage relative to IOVDD				
Sourcing 3 mA, IOVDD ≥ 3 V,DRIVESTRENGTH <sup>1</sup> = WEAK	IOVDD*0.8			V
Sourcing 1.2 mA, IOVDD ≥ 1.62V,DRIVESTRENGTH¹ = WEAK	IOVDD*0.6			V
Sourcing 20 mA, IOVDD ≥ 3 V,DRIVESTRENGTH <sup>1</sup> = STRONG	IOVDD*0.8			V
Sourcing 8 mA, IOVDD ≥ 1.62 V,DRIVESTRENGTH1 = STRONG	IOVDD*0.6			V
V <sub>OL</sub> - Output low voltage relative to IOVDD				
Sourcing 3 mA, IOVDD ≥ 3 V,DRIVESTRENGTH¹ = WEAK			IOVDD*0.2	
Sourcing 1.2 mA, IOVDD $\geq$ 1.62V,DRIVESTRENGTH $^1$ = WEAK			IOVDD*0.4	
Sourcing 20 mA, IOVDD ≥ 3 V,DRIVESTRENGTH¹ = STRONG			IOVDD*0.2	
Sourcing 8 mA, IOVDD ≥ 1.62 V,DRIVESTRENGTH1 = STRONG			IOVDD*0.4	
I <sub>IOLEAK</sub> - Input leakage current				
All GPIO except LFXO pins, GPIO $\leqslant$ IOVDD, T $\leqslant$ 85 $^\circ$ C $^\circ$		0.1	30	nA
LFXO Pins, GPIO $\leqslant$ IOVDD, T $\leqslant$ 85 $^\circ$ C	C	0.1	50	nA
I <sub>SVTOLLEAK</sub> - Input leakage current on 5VTOL pads above IOVDD	0	3.3	15	uA
IOVDD < GPIO ≤ IOVDD + 2 V	- (x			
R <sub>PUD</sub> - I/O pin pull-up/pull-down resistor	30	40	65	ΚΩ

### **5.4** Analog Characteristics

Table 7: Specifications of 12-bit SARADC

(Specified at 1 Msps, ADCCLK = 16 MHz, BIASPROG = 0, GPBIASACC = 0, unless otherwise indicated)

(Specified at 1 Misps, 775 cells 10 Misps, 775					
Parameter	Min	Type	Max	Unit	
V <sub>RESOLUTION</sub> - Resolution	6		12	Bits	
V <sub>ADCIN</sub> - Input voltage range					
Single ended			VFS	V	
Differential	-VFS/2		VFS/2	V	



V <sub>ADCREFIN_P</sub> - Input range of external reference voltage, single ended				
and differential	1		3.3	V
PSRR <sub>ADC</sub> - Power supply rejection (At DC)		80		dB
CMRR <sub>ADC</sub> - Analog input common mode rejection ratio (At DC)		80		dB
f <sub>ADCCLK</sub> - ADC clock frequency			16	MHz
f <sub>ADCRATE</sub> - Throughput rate			1	Msps
SNDR <sub>ADC</sub> - SNDR at 1Msps and fIN = 10kHz				
Internal reference, differential measurement	58			dB
External reference, differential measurement	67	68		dB
SFDR <sub>ADC</sub> - Spurious-free dynamic range (SFDR)				
1 MSamples/s, 10 kHz full-scale sine wave		75		bits
DNL <sub>ADC</sub> - Differential non-linearity(DNL)	-1		2	LSB
12 bit resolution, No missing codes				
INL <sub>ADC</sub> - Integral non-linearity (INL),End point method	-6		6	LSB
12 bit resolution				
V <sub>ADCOFFSETERR</sub> - Offset error	-3	0	3	LSB
V <sub>ADCGAIN</sub> - Gain error in ADC				
Using internal reference		-0.2	3.5	%
Using external reference		-1		%
V <sub>TS_SLOPE</sub> - Temperature sensor slope		-1.84		mV/°C

#### 5.5 I2C

Table 8: I2C Standard-mode (Sm)

Parameter	10/Min	Туре	Max	Unit
f <sub>SCL</sub> - SCL clock frequency			100	KHz
t <sub>LOW</sub> - SCL clock low time	4.7			us
t <sub>HIGH</sub> - SCL clock high time	4			us
t <sub>SU_DAT</sub> - SDA set-up time	250	-(x		ns
t <sub>HD_DAT</sub> - SDA hold time	100	(0)	3450	ns
$t_{SU\_STA}$ - Repeated START condition set-up time	4.7	Ÿ		us
$t_{\text{HD\_STA}}$ - (Repeated) START condition hold time	4			us
t <sub>SU_STO</sub> - STOP condition set-up time	4			us
t <sub>BUF</sub> - Bus free time between a STOP and START condit	on 4.7			us

Table 9: I2C Fast-mode (Fm)

	Parameter	Min	Туре	Max	Unit
f <sub>SCL</sub> -	SCL clock frequency	0		400	KHz
t <sub>LOW</sub> -	SCL clock low time	1.3			us
t <sub>HIGH</sub> -	SCL clock high time	0.6			us



t <sub>SU_DAT</sub> -	SDA set-up time	100		ns
t <sub>HD_DAT</sub> -	SDA hold time	100	900	ns
t <sub>SU_STA</sub> -	Repeated START condition set-up time	0.6		us
t <sub>HD_STA</sub> -	(Repeated) START condition hold time	0.6		us
t <sub>SU_STO</sub> -	STOP condition set-up time	0.6		us
t <sub>BUF</sub> -	Bus free time between a STOP and START condition	1.3		us

Table 10: I2C Fast-mode Plus (Fm+)

Parameter	Min	Туре	Max	Unit
f <sub>SCL</sub> - SCL clock frequency	0		1000	KHz
t <sub>LOW</sub> - SCL clock low time	0.5			us
t <sub>HIGH</sub> - SCL clock high time	0.26			us
t <sub>SU_DAT</sub> - SDA set-up time	50			ns
t <sub>HD_DAT</sub> - SDA hold time	100			ns
t <sub>SU_STA</sub> - Repeated START condition set-up time	0.26			us
t <sub>HD_STA</sub> - (Repeated) START condition hold time	0.26			us
t <sub>SU_STO</sub> - STOP condition set-up time	0.26			us
t <sub>BUF</sub> - Bus free time between a STOP and START condition	0.5			us
6				

#### 5.6 USART SPI

Table 11: SPI Master Timing

10010 = 21 01 111100001 11111118			
Parameter	Min	Max	Unit
t <sub>SCLK</sub> - SCLK period <sup>132</sup>	2*		ns
	THEPERCLK		
t <sub>CS_MO</sub> - CS to MOSI <sup>13</sup>	-12.5	14	ns
t <sub>SCLK_MO</sub> - SCLK to MOSI <sup>13</sup>	-8.5	10.5	ns
t <sub>SU_MI</sub> - MISO setup time <sup>13</sup>	42		ns
t <sub>H_MI</sub> - MISO hold time <sup>13</sup>	-9		ns
	•		

#### Note:

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
- 2. tHFPERCLK is one period of the selected HFPERCLK.
- 3. Measurement done with 8 pF output loading at 10% and 90% of VDD (figure shows 50% of VDD).






Figure 5: SPI Master Timing Diagram

Table 12: SPI Slave Timing

table ====================================				
Parameter	Min	Туре	Max	Unit
t <sub>SCLK</sub> - SCLK period <sup>132</sup>	6 *			ns
%	t <sub>HFPERCLK</sub>			
t <sub>SCLK_HI</sub> - SCLK high time <sup>132</sup>	2.5 *		14	ns
3	t <sub>HFPERCLK</sub>			
t <sub>SCLK_LO</sub> - SCLK low time <sup>132</sup>	2.5 *		10.5	ns
	thepercik			
t <sub>CS_ACT_MI</sub> - CS active to MISO <sup>13</sup>	4		70	
t <sub>CS_DIS_MI</sub> - CS disable to MISO <sup>13</sup>	4		50	
t <sub>SU_MO</sub> - MOSI setup time <sup>13</sup>	12.5			
t <sub>H_MO</sub> - MOSI hold time <sup>132</sup>	13			
t <sub>SCLK_MI</sub> - SCLK to MISO <sup>132</sup>	6 + 1.5 *		45 + 2.5 *	
	t <sub>HFPERCLK</sub>		t <sub>HFPERCLK</sub>	
	'/)			

#### Note:

- 1. Applies for both CLKPHA = 0 and CLKPHA = 1 (figure only shows CLKPHA = 0).
- 2.  $t_{\text{HFPERCLK}}$  is one period of the selected HFPERCLK.
- 3. Measurement done with 8 pF output loading at 10% and 90% of VDD (figure shows 50% of VDD).




Figure 6: SPI Slave Timing Diagram



# 5.7 Voltage Monitor (VMON)

Table 13: Voltage Monitor (VMON)

Parameter	Min	Туре	Max	Unit
I <sub>VMON</sub> - Supply current (including I_SENSE)				
In EM0 or EM1, 1 supply monitored, T $\leqslant$ 85°C		6.3	8	uA
In EM0 or EM1, 4 supplies monitored, T $\leqslant$ 85°C		12.5	15	uA
In EM2, EM3 or EM4, 1 supply monitored and above threshold		62		nA
In EM2, EM3 or EM4, 1 supply monitored and below threshold		62		nA
In EM2, EM3 or EM4, 4 supplies monitored and all above threshold		99		nA
In EM2, EM3 or EM4, 4 supplies monitored and all below threshold		99		nA
I <sub>SENSE</sub> - Loading of monitored supply				
In EM0 or EM1		2		uA
In EM2, EM3 or EM4		2		nA
V <sub>VMON_RANGE</sub> - Threshold range	1.62		3.4	V
N <sub>VMON_STESP</sub> - Threshold step size				
Coarse		200		mV
Fine		20		mV
t <sub>VMON_RES</sub> - Response time (Supply drops at 1V/us rate)		460		ns
V <sub>VMON_HYST</sub> - Hysteresis		26		mV

# 5.8 Low-Frequency Crystal Oscillator (LFXO)

Table 14: Low-Frequency Crystal Oscillator (LFXO)

Parameter	Min Type	Max	Unit
f <sub>LFXO</sub> - Crystal frequency	32.768		kHz
ESR <sub>LFXO</sub> - Supported crystal equivalent series resistance (ESR)	01	70	kΩ
C <sub>LFXO_CL</sub> - Supported range of crystal load capacitance	6	18	pF
C <sub>LFXO_T</sub> - On-chip tuning cap range	8/ <sub>×</sub>	40	pF
(On each of LFXTAL_N and LFXTAL_P pins)	.(0)		
SS <sub>LFXO</sub> - On-chip tuning cap step size	0.25		pF
I <sub>LFXO</sub> - Current consumption after startup	273		nA
(ESR = 70 kOhm, CL = 7 pF, GAIN = 2, AGC = 1)			
$t_{LFXO}$ - Start- up time (ESR = 70 kOhm, CL = 7 pF, GAIN = 2)	308		ms



# 5.9 Wake Up Times

Table 15: Wake Up Times

	Parameter	Min	Тур	Max	Unit
Wake up time from EM	1		3		AHB
					Clocks
Wake up from EM2	Code execution from flash		10.9	-	uS
	Code execution from RAM		3.8		uS
Wake up from EM3	Code execution from flash		10.9	-	uS
	Code execution from RAM		3.8		uS
Wake up from EM4H	Code execution from flash	-	90	-	uS
Wake up from EM4S	Code execution from flash		300		uS
Time from release of re	eset source to first instruction execution				
	Soft Pin Reset released		51		uS
	Any other reset released		358		uS

# 5.10 Power consumptions

**Table 16:** Power consumptions VDD=3.3V,  $T=25^{\circ}C$ 

Parameter	Test Conditions	Туре	Max.	Unit
Current consumption in EM0 mode with all peripherals disabled	38.4 MHz crystal, CPU running while loop from flash	128		uA/MHz
Current consumption in EM1 mode with all peripherals disabled	38.4 MHz crystal	76		uA/MHz
Current consumption in EM2 mode, with voltage scaling enabled	Full 64 kB RAM retention and RTCC running from LFXO	1.9		uA
	Full 64 kB RAM retention and RTCC running from LFRCO	2.2		uA
Current consumption in EM3 mode, with voltage scaling enabled	Full 64 kB RAM retention and CRYOTIMER running from ULFRCO	1.53	3.0	uA
Current consumption in	128 byte RAM retention, RTCC running from LFXO	0.93		uA
EM4H mode, with voltage scaling enabled	128 byte RAM retention, CRYOTIMER running from ULFRCO	0.45		uA
	128 byte RAM retention, no RTCC	0.44	0.9	uA
Current consumption in EM4S mode	No RAM retention, no RTCC	0.04	0.085	uA



Table 17: BLE MODE Consumption Report(TBD) VDD=3.3V, T = 25°C

Parameter		Test Conditions		Unit
Beacon TX Power	0	10	19	dBm
sleep mode	1.75	1.75	1.75	uA
100ms interval	462	1040	1430	uA
200ms interval	255.34	548.49	648.69	uA
500ms interval	100	222.12	243.55	uA
800ms interval	75.45	176.81	204.13	uA
1000ms interval	59.71	139	152.25	uA

### **5.11** Thermal Characteristics

Table 18: Thermal Characteristics

Parameter	Test Conditions	Туре	Unit
Thornacl resistance OFN22	4-Layer PCB, Air velocity = 0 m/s	30.1	°C/W
Thermal resistance, QFN32	4-Layer PCB, Air velocity = 1 m/s	24.9	°C /W
Package	4-Layer PCB, Air velocity = 2 m/s	23.9	°C /W
`7_			

#### 6. MSL & ESD

Table 19: MSL and ESD

Parameter	Test Conditions		
MSL grade:	MSL 3 <sup>(1)</sup>		
ESD grade:	Human body model (HBM), per ANSI/ESDA/JEDEC JS001 <sup>(2)</sup>	All pins	±2500V
	Charged device model (CDM), per JESD22-C101 <sup>(3)</sup>		±750V
	Charged device model (CDIVI), per JESD22-C101	Non-RF pins	±750V

<sup>(1)</sup>The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (2) JEDEC document JEP155 states that 500-V HBM allows safe manufacturing with a standard ESD control process.
- (3) JEDEC document JEP157 states that 250-V CDM allows safe manufacturing with a standard ESD control process.

### 7. RECOMMENDED TEMPERATURE REFLOW PROFILE

Prior to any reflow, it is important to ensure the modules were packaged to prevent moisture absorption. New packages contain desiccate (to absorb moisture) and a humidity indicator card to display the level maintained during storage and shipment. If directed to bake units on the card, please check the Picture below and follow instructions specified by IPC/JEDEC J-STD-033.

**Note:** The shipping tray cannot be heated above 65°C. If baking is required at the higher temperatures displayed in the Picture below, the modules must be removed from the shipping tray.




Any modules not manufactured before exceeding their floor life should be re-packaged with fresh desiccate and a new humidity indicator card. Floor life for MSL (Moisture Sensitivity Level) 3 devices is 168 hours in ambient environment 30°C/60%RH.

Table 20: Recommended baking times and temperatures

	125°C Baking Tem		90°C/≤ 5%RH Baking Temp.		40°C/ ≤ 5%RH Baking Temp.	
MSL	Saturated @	Floor Life Limit	Saturated @	Floor Life Limit	Saturated @	Floor Life Limit
	30°C/85%	+ 72 hours @	30°C/85%	+ 72 hours @	30°C/85%	+ 72 hours @
		30°C/60%		30°C/60%		30°C/60%
3	9 hours	7 hours	33 hours	23 hours	13 days	9 days

Feasycom surface mount modules are designed to be easily manufactured, including reflow soldering to a PCB. Ultimately it is the responsibility of the customer to choose the appropriate solder paste and to ensure oven temperatures during reflow meet the requirements of the solder paste. Feasycom surface mount modules conform to J-STD-020D1 standards for reflow temperatures.

The soldering profile depends on various parameters necessitating a set up for each application. The data here is given only for guidance on solder reflow.



**Pre-heat zone (A)** — This zone raises the temperature at a controlled rate, **typically 0.5 – 2 °C/s**. The purpose of this zone is to preheat the PCB board and components to  $120 \sim 150 °C$ . This stage is required to distribute the heat uniformly to the PCB board and completely remove solvent to reduce the heat shock to components.

**Equilibrium Zone 1 (B)** — In this stage the flux becomes soft and uniformly encapsulates solder particles and spread over PCB board, preventing them from being re-oxidized. Also with elevation of temperature and liquefaction of flux, each activator and rosin get activated and start eliminating oxide film formed on the surface of each solder particle and PCB board. The temperature is recommended to be 150° to 210° for 60 to 120 second for this zone.

**Equilibrium Zone 2 (C) (optional)** — In order to resolve the upright component issue, it is recommended to keep the temperature in 210 - 217° for about 20 to 30 second.

**Reflow Zone (D)** — The profile in the figure is designed for Sn/Ag3.0/Cu0.5. It can be a reference for other lead-free solder. The peak temperature should be high enough to achieve good wetting but not so high as to cause component discoloration or damage. Excessive soldering time can lead to intermetallic growth which can result in a brittle joint. The recommended peak temperature (Tp) is 230  $^{\sim}$  250  $^{\circ}$ C. The soldering time should be 30 to 90 second when the



temperature is above 217 °C.

**Cooling Zone (E)** — The cooling ate should be fast, to keep the solder grains small which will give a longer-lasting joint. **Typical cooling rate should be 4 °C.** 


#### 8. MECHANICAL DETAILS

#### 8.1 Mechanical Details

■ Dimension: 10mm(W) x 11.9mm(L) x 1.3 mm(H) Tolerance: ±0.1mm

Module size: 10mm X 11.9mm Tolerance: ±0.1mmPad size: 0.9mmX0.6mm Tolerance: ±0.1mm

■ Pad pitch: 1.1mm Tolerance: ±0.1mm



### 9. HARDWARE INTEGRATION SUGGESTIONS

### 9.1 Soldering Recommendations

FSC-BT671 is compatible with industrial standard reflow profile for Pb-free solders. The reflow profile used is dependent on the thermal mass of the entire populated PCB, heat transfer efficiency of the oven and particular type of solder paste used. Consult the datasheet of particular solder paste for profile configurations.

Feasycom will give following recommendations for soldering the module to ensure reliable solder joint and operation of the module after soldering. Since the profile used is process and layout dependent, the optimum profile should be studied case by case. Thus following recommendation should be taken as a starting point guide.



### 9.2 Layout Guidelines(Internal Antenna)

It is strongly recommended to use good layout practices to ensure proper operation of the module. Placing copper or any metal near antenna deteriorates its operation by having effect on the matching properties. Metal shield around the antenna will prevent the radiation and thus metal case should not be used with the module. Use grounding vias separated max 3 mm apart at the edge of grounding areas to prevent RF penetrating inside the PCB and causing an unintentional resonator. Use GND vias all around the PCB edges.

The mother board should have no bare conductors or vias in this restricted area, because it is not covered by stop mask print. Also no copper (planes, traces or vias) are allowed in this area, because of mismatching the on-board antenna.




Figure 9: FSC-BT671 Restricted Area

Following recommendations helps to avoid EMC problems arising in the design. Note that each design is unique and the following list do not consider all basic design rules such as avoiding capacitive coupling between signal lines. Following list is aimed to avoid EMC problems caused by RF part of the module. Use good consideration to avoid problems arising from digital signals in the design.

Ensure that signal lines have return paths as short as possible. For example if a signal goes to an inner layer through a via, always use ground vias around it. Locate them tightly and symmetrically around the signal vias. Routing of any sensitive signals should be done in the inner layers of the PCB. Sensitive traces should have a ground area above and under the line. If this is not possible, make sure that the return path is short by other means (for example using a ground line next to the signal line).

### 9.3 Layout Guidelines(External Antenna)

Placement and PCB layout are critical to optimize the performances of a module without on-board antenna designs. The trace from the antenna port of the module to an external antenna should be  $50\Omega$  and must be as short as possible to avoid any interference into the transceiver of the module. The location of the external antenna and RF-IN port of the module should be kept away from any noise sources and digital traces. A matching network might be needed in between the external antenna and RF-IN port to better match the impedance to minimize the return loss.



As indicated in picture below, RF critical circuits of the module should be clearly separated from any digital circuits on the system board. All RF circuits in the module are close to the antenna port. The module, then, should be placed in this way that module digital part towards your digital section of the system PCB.




Figure 10: Placement the Module on a System Board

### 9.3.1 Antenna Connection and Grounding Plane Design




Figure 11: Leave 5mm Clearance Space from the Antenna

#### General design recommendations are:

- The length of the trace or connection line should be kept as short as possible.
- Distance between connection and ground area on the top layer should at least be as large as the dielectric thickness.
- Routing the RF close to digital sections of the system board should be avoided.
- To reduce signal reflections, sharp angles in the routing of the micro strip line should be avoided. Chamfers or fillets are preferred for rectangular routing; 45-degree routing is preferred over Manhattan style 90-degree routing.






Figure 12: Recommended Trace Connects Antenna and the Module

- Routing of the RF-connection underneath the module should be avoided. The distance of the micro strip line to the ground plane on the bottom side of the receiver is very small and has huge tolerances. Therefore, the impedance of this part of the trace cannot be controlled.
- Use as many vias as possible to connect the ground planes.

### 10. PRODUCT PACKAGING INFORMATION

### 10.1 Default Packing

a, Tray vacuum

b, Tray Dimension: 180mm \* 195mm











Figure 13: Tray vacuum

# 10.2 Packing box(Optional)



- \* If require any other packing, must be confirmed with customer
- \* Package: 1000PCS Per Carton (Min Carton Package)

Figure 14: Packing Box



### 11. APPLICATION SCHEMATIC

